Standalone Part 2 of our comprehensive training course on Barriers in the Arm® Architecture. Discover how AMBA®-based cache coherent interconnects work. Explore how Shareability domains are defined in hardware. Learn how barriers really work, both when they're being broadcast onto the interconnect for it to handle on behalf of the CPU and when they're being handled internally to the CPU based on completion responses.